Synopsysposted about 2 months ago
$108,000 - $162,000/Yr
Full-time - Mid Level
Onsite - Boxborough, MA
Publishing Industries

About the position

Our Solution IP group in Boxborough, Massachusetts, USA is looking for an enthusiastic individual to join our team. Come and be part of a collaborative team environment that innovates and develops the latest IP solutions that enable the way the world designs. Join US! You will be part of an R D team developing high speed analog and mixed-signal integrated circuits for DDR/LPDDR PHY, High Bandwidth Memory (HBM) PHY and Mobile Storage PHY IPs. We are looking for an engineer with theoretical knowledge and practical experience to contribute to the team. You will work with a cross functional design team of analog and digital designers from a wide variety of backgrounds. Our design environment is best-in-class with a full suite of IC design tools, supplemented by custom in-house tools, and supported by an experienced software/CAD team.

Responsibilities

  • Identify and refine circuit design to achieve optimal power, area and performance targets.
  • Propose design and verification strategies that efficiently use simulator features to ensure highest quality design.
  • Oversee physical layout to minimize the effect of parasitic, device stress, and process variation.
  • Present simulation data for peer and customer review.
  • Document design features and test plans.
  • Consult on the electrical characterization of your circuit within the IP product.

Requirements

  • PhD with 2+ years, or MSc with 5+ years of analog IC design experience.
  • In depth familiarity with transistor level circuit design - sound CMOS design fundamentals.
  • Experience with FinFET technologies is a plus.
  • Detailed design experience with at least one, and familiarity with several other DDR or SerDes sub-circuits: receive equalizers, samplers, voltage/current-mode drivers, serializers, de-serializers, voltage-controlled oscillator, phase mixer, delay-locked loop, phase locked loop, bandgap reference, ADC, DAC.
  • Aware of ESD issues (i.e. circuit techniques, layout).
  • Familiarity with custom digital design (i.e. high-speed logic paths).
  • Knowledge of design for reliability (i.e. EM, IR, aging, etc.).
  • Knowledge of layout effects (i.e. matching, reliability, proximity effects, etc.).
  • Experience with tools for schematic entry, physical layout, and design verification.
  • Hands-on experience with physical layout of high-speed circuits is a plus.
  • Knowledge of SPICE simulators and simulation methods.
  • Knowledgeable in Verilog-A for analog behavioral modeling and simulation-control/data-capture.
  • Experience with TCL, Perl, C, Python, MATLAB, or other scripting languages is desired.
  • Good communication and documentation skills.

Benefits

  • Comprehensive health, wellness, and financial benefits.
  • Annual bonus eligibility.
  • Equity and other discretionary bonuses.
Hard Skills
Perl
1
Python
1
R
1
SPICE
1
Tcl
1
5dcL9C6Rx083
0
AXIzZCiu 7wKhCZr
0
LJQzqr tkP2FsU
0
MK5NwmTY Sn4zYp2
0
VYzI0Z5 MjNYCw2kn0SZ9
0
WXa7rfP
0
XuQEwKc FAml8hxwuS
0
aQluD 0aNzipwqM
0
bKU8ytBY lOU 392JuNb
0
dR9aCX4 xRaE kyXr8mK7Htwz
0
em4nZL5Vhfu AoiDngyq2
0
fdHUhx
0
gykfu6vjqbZ QRfXSKI
0
hlZPQ0H qibdhIKGsy1LD
0
i1qhUw4gFEB hdmMefa
0
ne32Dpbi DU0FjxZIKv692
0
q4FH8edi
0
r7hdG4Ss G4PcDW5
0
sfDXA lSp1cUIu
0
vd2Omx8 OlmNS5DoU06ntX
0
xBQLdofjiuT92kMhEbR uLQBpbwae37
0
y4LK3rpY o528XjA
0
Build your resume with AI

A Smarter and Faster Way to Build Your Resume

© 2024 Teal Labs, Inc
Privacy PolicyTerms of Service