Synopsysposted about 2 months ago
$98,000 - $147,000/Yr
Full-time - Mid Level
Onsite - Boxborough, MA
Publishing Industries

About the position

At Synopsys, we're at the heart of the innovations that change the way we work and play. Self-driving cars. Artificial Intelligence. The cloud. 5G. The Internet of Things. These breakthroughs are ushering in the Era of Smart Everything. And we're powering it all with the world's most advanced technologies for chip design and software security. If you share our passion for innovation, we want to meet you. Our Silicon IP business is all about integrating more capabilities into an SoC—faster. We offer the world's broadest portfolio of silicon IP—predesigned blocks of logic, memory, interfaces, analog, security, and embedded processors. All to help customers integrate more capabilities. Meet unique performance, power, and size requirements of their target applications. And get differentiated products to market quickly with reduced risk. The “R D Professional” team has broad understanding in mixed-signal design, implementation, firmware and verification. The team has experience in both back-end and front-end ASIC development flows with a mandate to provide targeted support for UCIe, mixed-signal High-Bandwidth Memory (HBM) and DDR PHY IP customers. We are looking for a candidate to join the team to help with back-end and custom circuit tasks. The ideal candidate will specialize in one of the following, experience in multiple areas would be a bonus: Custom Circuit Design, Synopsys - Custom Compiler, ICVWB, Synopsys - ICV (LVS, DRC, ERC), Calibre (LVS, DRC, ERC), Spice, PERC, VHDL, Verilog, System Verilog. The diversity of tasks allow each team member to develop new skills and learn about all aspects of our PHY design. The main focus of the team is to support the application engineers solving customer problems, usually requiring deep investigations into the design. When not working on customer questions we use our knowledge to drive product improvements. Experience with HBM or DDR protocols is a definite asset but not mandatory. Your tasks will be adapted to your skills and development and will include some or all listed below.

Responsibilities

  • Interact with and, in some instances, visit customers
  • Provide guidance to customers on PHY implementation tasks
  • Participate in the generation of data books, application notes, and white papers
  • Perform constraint development and physical design activities
  • Other related duties as assigned by the manager

Requirements

  • BSEE degree or Applied Science degree (or equivalent) with 2+ years of related experience
  • Excellent communication and presentation skills

Nice-to-haves

  • Experience with HBM or DDR protocols

Benefits

  • Comprehensive health, wellness, and financial benefits
  • Annual bonus eligibility
  • Equity and other discretionary bonuses
Hard Skills
Application Notes
1
Artificial Intelligence
1
Internet Of Things
1
SPICE
1
Verilog
1
LwX1dAlQ Iqn3Nsi9
0
OybfFP1G Uxi0hcl
0
PyM5pZWVY y8F2uSr
0
RkQ9rA ohgM
0
ZhKUw 5g9yvBe
0
feNxJ28ZDaHvd blsiUToQ9Ag
0
pBeYRlW0 wx0jRKdJMq
0
pHmBe jSYo
0
w1OYCP Nu4xXp
0
zHRCYoLDawGQx QGeOk2wgp4Bq
0
Build your resume with AI

A Smarter and Faster Way to Build Your Resume

© 2024 Teal Labs, Inc
Privacy PolicyTerms of Service