ASIC Design Engineer, Cloud-Scale Machine Learning Acceleration team

About the position

AWS Utility Computing (UC) provides product innovations - from foundational services such as Amazon's Simple Storage Service (S3) and Amazon Elastic Compute Cloud (EC2), to consistently released new product innovations that continue to set AWS's services and features apart in the industry. As a member of the UC organization, you'll support the development and management of Compute, Database, Storage, Internet of Things (Iot), Platform, and Productivity Apps services in AWS, including support for customers who require specialized security solutions for their cloud services. Annapurna Labs (our organization within AWS UC) designs silicon and software that accelerates innovation. Customers choose us to create cloud solutions that solve challenges that were unimaginable a short time ago-even yesterday. Our custom chips, accelerators, and software stacks enable us to take on technical challenges that have never been seen before, and deliver results that help our customers change the world.

Responsibilities

• Integrate multiple subsystems into top level SOC, ensure correct clock/reset/functional/DFT signal routing.
• Implement and deliver high performance, area and power efficient RTL to achieve design targets and specifications.
• Analyze design, microarchitecture or architecture to make trade-offs based on features, power, performance or area requirements.
• Develop micro-architecture, implement SystemVerilog RTL, and deliver synthesis/timing clean design with constraints.
• Perform lint and clock domain crossing quality checks on the design.
• Work with architects, other designers, verification teams, pre- and post-silicon validation teams, synthesis, timing and back-end teams to accomplish your tasks.

Requirements

• B.S. in Electrical Engineering or related technical field.
• 5+ years of experience in RTL design for SOC.
• 5+ years of experience VLSI engineering.
• 5+ years of experience with code quality tools including: Spyglass, LINT, or CDC.

Nice-to-haves

• Master's degree in electrical engineering, computer engineering, or equivalent.
• Experience with Microarchitecture, SystemVerilog RTL, Assertions, SDC constraints.
• Experience with automation and scripting languages such as Python.
• Familiarity with data path design, interconnects, AXI protocol.
• Good analytical, problem solving, and communication skills.

Benefits

• Comprehensive medical, financial, and other benefits.
• Equity and sign-on payments as part of total compensation package.