This job is closed

We regret to inform you that the job you were interested in has been closed. Although this specific position is no longer available, we encourage you to continue exploring other opportunities on our job board.

Appleposted 3 months ago
$175,800 - $312,200/Yr
Full-time - Senior
Santa Clara, CA
Computer and Electronic Product Manufacturing

About the position

As a GPU Design Integration Engineer, you will be responsible for creating GPU RTL by integrating various IPs following architectural parameters, physical constraints, DFT logic, and power intent. You will ensure that Apple products and services can seamlessly and expertly handle the tasks that make them beloved by millions. This role involves crafting and building the technology that fuels Apple's devices, enabling customers to do all the things they love with their devices. Your responsibilities will include RTL integration, assembly, partitioning, transformation, and analysis, as well as debugging simulation failures and triaging logic equivalence failures between designs.

Responsibilities

  • RTL integration, assembly, partitioning, transformation and analysis.
  • Package, qualify and deliver FE design collateral.
  • Debug simulation failures and triage logic equivalence failures between designs.
  • Ensure implementation readiness with RTL lint, custom checks, unit level synthesis and clock/reset/power domain crossing checks.
  • Develop innovative methods to improve front-end design integration process.
  • Author design integration specification documents.
  • Review and signoff specifications for customers and IP providers.
  • Collaborate effectively with Architecture, IP, DV, SOC, DFT, and IMPL teams spanning multiple sites.

Requirements

  • BS + 10 years of experience.
  • Experience with Verilog/System Verilog.
  • Experience with one of the following scripting languages: Perl/Ruby/Python.

Nice-to-haves

  • Proficiency in logic design principles.
  • Ability to analyze architectural and micro architectural details to drive design partitioning.
  • Knowledge of PPA optimization techniques, Power Intent (UPF/CPF), CDC, RDC, synthesis, physical design and STA.
  • Experience with RTL analysis and/or PPA optimization using Invio, LEC and Genus.
  • Familiarity with GPU/CPU/SIMD Architecture and micro-architecture.
  • Ability to work well in a team and be productive under aggressive schedules.
  • Experience with scalable designs, design reuse, DFT insertion, LEC, Lint, codeline management, simulation and debugging tools.
  • Ability to debug and solve various design integration issues in a timely manner.
  • Ability to solve complex problems across multiple technical domains.

Benefits

  • Comprehensive medical and dental coverage
  • Retirement benefits
  • Discounted products and free services
  • Reimbursement for certain educational expenses including tuition
  • Discretionary bonuses or commission payments
  • Relocation assistance
  • Opportunity to participate in Apple's discretionary employee stock programs
  • Eligibility for discretionary restricted stock unit awards
  • Ability to purchase Apple stock at a discount through Employee Stock Purchase Plan
© 2024 Teal Labs, Inc
Privacy PolicyTerms of Service