Googleposted 30 days ago
$156,000 - $229,000/Yr
Full-time
Mountain View, CA

About the position

Be part of a team that pushes boundaries, developing custom silicon solutions that power the future of Google's direct-to-consumer products. You'll contribute to the innovation behind products loved by millions worldwide. Your expertise will shape the next generation of hardware experiences, delivering unparalleled performance, efficiency, and integration. In this role, you will contribute your ASIC architecture in hardware solutions for Camera ISP, Video, TPU, GPU and Display IP. You will collaborate with Camera, Video, Display, Machine Learning Algorithm teams to architect power, performance, area and IQ engaged hardware IP solutions and develop the architecture specifications used by the hardware IP design teams to implement the solutions within the SoC. You will work cross-functionally with many teams across Google to define engaged and differentiating user experiences on Google hardware devices and drive these user experiences into Google silicon. Google's mission is to organize the world's information and make it universally accessible and useful. Our team combines the best of Google AI, Software, and Hardware to create radically helpful experiences. We research, design, and develop new technologies and hardware to make computing faster, seamless, and more powerful. We aim to make people's lives better through technology.

Responsibilities

  • Define and deliver the hardware Graphics/Machine Learning IP architecture that meet engaged power, performance, area and image quality goals, which will require owning the targets through to tape-out and product launch.
  • Collaborate with Graphics, Camera, Video, Display and Machine Learning software, system and algorithm engineers to co-develop and specify competitive hardware IP architectures for integration into SoCs.
  • Collaborate with GPU, TPU, camera ISP, video and display hardware IP design teams across global sites to drive the hardware IP architecture specifications into design implementation for SoCs.
  • Collaborate with SoC and System/Experience architects on meeting power, performance and area requirements at the SoC level for multimedia use cases and experiences.
  • Perform detailed data analysis and tradeoff evaluations to improve multimedia architecture solutions.

Requirements

  • Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, a related field, or equivalent practical experience.
  • 5 years of work experience in ASIC hardware architecture and silicon design.

Nice-to-haves

  • Master's degree or PhD in Electrical Engineering, Computer Engineering or Computer Science, with an emphasis on computer architecture.
  • Experience architecting and designing low power multimedia hardware IP for SoCs in the following areas: Camera ISP, video codecs, display, graphics and machine learning networks.
  • Experience collaborating cross-functionally with product management, SoC architecture, IP design and verification, camera, video, machine learning algorithm and software development teams.
  • Experience in architecting hardware and workflows for ultra low power SoC applications.
  • Experience in micro architecture, power and performance optimization.
  • Knowledge of interconnect/fabric, security, multi-level caching architectures.

Benefits

  • The US base salary range for this full-time position is $156,000-$229,000 + bonus + equity + benefits.
  • Salary ranges are determined by role, level, and location.
  • Individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training.

Job Keywords

Hard Skills
  • Computer Architecture
  • Electrical and Computer Engineering
  • Graphics Hardwares
  • Machine Learning
  • Software Development
  • 40DQGy NAudve8G
  • 5YdeU 6zyPsg8oSYf
  • 7bpXFW3VH 2lmUqv7Q3Y1oO
  • 8E2QP5h W7HNBGvjcT5tArz
  • 9ievnGHA8 LDWusH3X0etNw
  • a5EJ hbuoQN huC2DYw
  • bj4l6 ng3cP52za
  • bo9fhYkXT Jz9Y84UDbEN3
  • DQdOztrn YefzE7D56
  • hl6IND5Oc4QRFrWeJtG
  • HP8mMpybU rU2bIOpA0Hqnf
  • KkqL2uN TSwHIk0tGeWY2
  • KWzgP8H6 f7V1mYLWk
  • qcpOBi 3hqvCF
  • r5FxoL TCk5J1rX
  • rqmXjNcx9Pk cjv3zmgIT
  • u7jBlr9NoKY yAe0 D06WgK1lH Zr6QCiwIKEbT
  • WE4AZ6Q tXgfa0dsr
  • Wf7NEp Is420MbD
  • wzXF0hNMWLkvOy cDnk3grhC1bY
Build your resume with AI

A Smarter and Faster Way to Build Your Resume

Go to AI Resume Builder
© 2024 Teal Labs, Inc
Privacy PolicyTerms of Service