This job is closed

We regret to inform you that the job you were interested in has been closed. Although this specific position is no longer available, we encourage you to continue exploring other opportunities on our job board.

Intelposted about 1 month ago
$139,710 - $197,230/Yr
Full-time • Mid Level
Hybrid • US, AZ
Computing Infrastructure Providers, Data Processing, Web Hosting, and Related Services
Resume Match Score

About the position

Intel is shaping the future of technology to help create a better future for the entire world. Our work in pushing forward fields like AI, analytics, and cloud-to-edge technology is at the heart of countless innovations. With a career at Intel, you'll have the opportunity to use technology to power major breakthroughs and create enhancements that improve our everyday quality of life. Join us and help make the future more wonderful for everyone. Want to learn more? Visit our YouTube Channel or the links below. This role is within Intel's Client Computing Group. CCG is a computing paradigm where services and data reside in scalable data centers, and those services and data can be accessed by any connected device over the Internet. Responsible for designing and optimizing processors, chipsets and other hardware for consumer devices while also working on the software ecosystem, including drivers and utilities that enhance user experience.

Responsibilities

  • Performs physical design implementation of DDRIP designs with focus on Static Timing Analysis & Timing Closure.
  • Conducts all aspects of the physical design flow including synthesis, place and route, clock tree synthesis, floor planning, static timing analysis, power/clock distribution, reliability, and power and noise analysis at the block level.
  • Conducts verification and signoff including formal equivalence verification, static timing analysis, reliability verification, static and dynamic power integrity, layout verification, electrical rule checking, and structural design checking.
  • Analyzes results and makes recommendations to fix violations for current and future product architecture.
  • Possesses expertise in various aspects of structural and physical design, including physical clock design, timing closure, constraints debug, coverage analysis, multiple power domain analysis, placing, routing, synthesis, and DFT using industry standard EDA tools.
  • Optimizes design to improve product level parameters such as power, frequency, and area.
  • Participates in the development and improvement of physical design methodologies and flow automation.

Requirements

  • Bachelor's degree in Electrical Engineering or related field with 4+ years of work experience OR Master's degree in Electrical Engineering or related field with 3+ years of work experience.
  • 3+ years of experience in Block/Top Floor planning, Synthesis and PnR (preferably in complex Mixed-Signal blocks involving multiple analog blocks).
  • 3+ years of experience in Block/Top STA, Timing Closure, Constraints debug, ECO generation etc.
  • 3+ years of experience in debug of LVS, DRC and other layout verification flows.
  • Experience in one or more of the following industry standard tools (eg. Fusion Compiler, Primetime, Conformal etc.).
  • Experience in one or more scripting languages (eg. TCL, Perl, Python etc.).

Nice-to-haves

  • MS in Engineer or Electrical Engineering or equivalent.
  • 6+ years of experience in Physical Design.
  • Synthesis and PNR flows on Multi-Voltage/Low Power designs with greater than 1M instances.
  • Block/Top STA experience, preferably with multiple voltage domains, DFT timing, Timing Constraints debug.
  • Understanding of Logical Equivalence debug, Low power rule verification, Clock distribution schemes, Timing constraint analysis and feedback to Front-End teams, Static Timing analysis at block/top level.
  • Experience in scripting using EDA tool API interface for Cadence or Synopsys.

Benefits

  • Competitive pay
  • Stock options
  • Bonuses
  • Health benefits
  • Retirement plans
  • Vacation

Job Keywords

Hard Skills
  • Front End
  • Optimal Design
  • Perl
  • Python
  • Tcl
  • 0rFzfChmu IQf1vPZ
  • 2B81b9qYMud tApl26C7qe3G
  • 2clNz 0mrZLWiRHUF
  • 5xcQ6P0n2 ILtrWlT7Zg
  • 6KfchOy VFqeZgt kKsdG6g5Z
  • 9cTQVbGD wnCLa
  • 9kbpZsSz8cI FfTWRUN
  • APXJqKYGx8r 6ES7
  • EJ1WVS7 7yx60
  • FS2i ko68c9hz 4T51wWA
  • IyMtnPkqWz1X LMmnpbN4k
  • k4p3acshG nOwyVxY
  • KDamqbx6 rGINmUtQ2LSB
  • Ks2IJgx7qb Dl9hEsOd
  • LuOZXS0 pBi5beV NrYsIwn5d
  • MEPxw0j7iZY pxZnWT2uyVY1
  • MwFzpnj pmzZk3r Xf0rLZ5nV
  • nz3IkW u35e4E0MV
  • oOvN90Wd tZgGoAiPE2X8
  • p59OJ fhFs6Cca
  • rzvPIC0M U3mGy7W
  • t4rEUm yjgIHiuT4
  • XcAon053THw 1PGAl b0csWO
  • XzVL9jmKk aOc2Ay8
Build your resume with AI

A Smarter and Faster Way to Build Your Resume

Go to AI Resume Builder
© 2024 Teal Labs, Inc
Privacy PolicyTerms of Service