This job is closed

We regret to inform you that the job you were interested in has been closed. Although this specific position is no longer available, we encourage you to continue exploring other opportunities on our job board.

NVIDIAposted about 2 months ago
$104,000 - $195,500/Yr
Full-time • Senior
Santa Clara, CA

About the position

We are now looking for a Senior Mask Design Engineer! NVIDIA has continuously reinvented itself over two decades. Our invention of the GPU in 1999 sparked the growth of the PC gaming market, redefined modern computer graphics, and revolutionized parallel computing. More recently, GPU deep learning ignited modern AI — the next era of computing. NVIDIA is a “learning machine” that constantly evolves by adapting to new opportunities that are hard to solve, that only we can pursue, and for that matter to the world. This is our life’s work, to amplify human creativity and intelligence. We are seeking hardworking, creative, and highly motivated engineers to work on the physical layout design and development of our next generation custom SRAM macro-IPs. As part of the Digital Full-Custom Macro Team, you will work with other team members on the new process technologies to design the layout of high-speed memory macros. You will have the opportunity to craft dense layout designs to enable low power and high-performance circuits, and to develop layout methodologies that would be used on our NVIDIA products.

Responsibilities

  • Perform physical layout of SRAM and datapath circuits using Cadence tools.
  • Floor-planning, hierarchical layout assembly, effective use of cell sharing and custom layout of pitch related cell design.
  • Recognize different solutions in layout implementation based on area, metal utilization and schedule.
  • Participate in developing physical verification flows for new technologies - DRC and LVS.
  • Work closely with circuit engineers to help establish layout design methodologies for efficient layout implementation.

Requirements

  • Bachelor’s Degree or equivalent experience
  • 3+ years' proven experience in memory macro layout
  • Strong background in tight pitch related layout design
  • Knowledge of the latest FinFET technology nodes and design rules
  • Strong proficiency of layout tools (Cadence Virtuoso is desired)
  • Knowledge of ICV layout verification tool is a plus
  • Scripting skills in CSH, PERL or SKILL
  • Excellent interpersonal skills and ability to work with multi-functional teams
  • Excellent writing and reporting skills.

Benefits

  • Competitive salaries
  • Generous benefits package
  • Equity eligibility

Job Keywords

Hard Skills
  • Cadence Virtuoso
  • Deep Learning
  • Digital Twin
  • Engine Designs
  • Perl
  • 7exGhObk9 3Nu9vQIhk
  • RmEfQZc T3bN FJ2Ase1h0Wz
  • SEyz4k MBvxq8QKk
  • y1CUHWF 8WMr5DvQ
Build your resume with AI

A Smarter and Faster Way to Build Your Resume

Go to AI Resume Builder
© 2024 Teal Labs, Inc
Privacy PolicyTerms of Service