This job is closed

We regret to inform you that the job you were interested in has been closed. Although this specific position is no longer available, we encourage you to continue exploring other opportunities on our job board.

Valtix - San Jose, CA

posted 4 days ago

Full-time - Mid Level
Hybrid - San Jose, CA
Publishing Industries

About the position

The Common Hardware Group (CHG) delivers silicon, optics, and hardware platforms for Cisco's core Switching, Routing, and Wireless products. We design networking hardware for Enterprises and Service Providers of various sizes, the Public Sector, and Non-Profit Organizations across the world. Cisco Silicon One (#CiscoSiliconOne) is the only unifying silicon architecture in the market that enables customers to deploy the best-of-breed silicon from Top of Rack (TOR) switches all the way through web scale data centers and across service provider, enterprise networks, and data centers with a fully unified routing and switching portfolio. Come join us and take part in shaping Cisco's ground-breaking solutions by designing, developing and testing some of the most complex ASICs being developed in the industry.

Responsibilities

  • Author micro-architecture specifications and participate in specification and test plan reviews.
  • Architect and implement complex RTL designs.
  • Scope third party IP requirements and solicit vendors.
  • Analyze code coverage and provide feedback to the verification team to achieve coverage closure.
  • Perform LINT and CDC checks.
  • Triage, debug, and root cause simulation, software bring-up, and customer failures.
  • Perform diagnostic and post silicon validation tests in the lab.
  • Mentor and coach colleagues.
  • Static Timing Analysis skills including generating constraints, performing quality checks such as setup, hold, transition and noise are considered advantageous.

Requirements

  • Bachelor's degree in Electrical Engineering, Computer Science or related degree with 5+ years of ASIC design experience or Masters degree in Electrical Engineering, Computer Science or related degree with 3+ years of ASIC design experience.
  • Experience in Verilog/System Verilog programming skills.
  • Experience in interactive and waveform debug skills.
  • Experience with low-power design and clock domain crossings.

Nice-to-haves

  • Experience with scripting such as (Python, Perl, TCL, Shell programming).
  • Networking knowledge preferred, but not essential.
  • Have good communication, interpersonal skills and a keen interest to work closely in a team environment.
  • Have a good understanding of the fundamentals of ASIC Design principles.

Benefits

  • Quality medical, dental and vision insurance.
  • 401(k) plan with a Cisco matching contribution.
  • Short and long-term disability coverage.
  • Basic life insurance.
  • Numerous wellbeing offerings.
  • Up to twelve paid holidays per calendar year.
  • One floating holiday (for non-exempt employees).
  • Day off for their birthday.
  • Non-Exempt new hires accrue up to 16 days of vacation time off each year.
  • Exempt new hires participate in Cisco's flexible Vacation Time Off policy.
  • Sick Time Off subject to Cisco's Sick Time Off Policy.
  • Additional paid time to volunteer and give back to the community.
Job Description Matching

Match and compare your resume to any job description

Start Matching
© 2024 Teal Labs, Inc
Privacy PolicyTerms of Service