ASIC Engineer, Design Verification

Meta - Sunnyvale, CA

Full-time

Sunnyvale, CA

Web Search Portals, Libraries, Archives, and Other Information Services

About the position

Meta is seeking an experienced ASIC Design Verification Engineer to join their Infrastructure organization. This role focuses on developing innovative ASIC solutions for data center applications, ensuring the verification closure of design modules or sub-systems through comprehensive test planning and development. The engineer will collaborate with various teams to achieve first-pass silicon success, utilizing both traditional simulation and advanced methodologies like Formal and Emulation.

Responsibilities

• Define and implement IP/SoC verification plans, build verification test benches to enable IP/sub-system/SoC level verification
• Develop functional tests based on verification test plan
• Drive Design Verification to closure based on defined verification metrics on test plan, functional and code coverage
• Debug, root-cause and resolve functional failures in the design, partnering with the Design team
• Collaborate with cross-functional teams like Design, Model, Emulation and Silicon validation teams towards ensuring the highest design quality
• Develop and drive continuous Design Verification improvements using the latest verification methodologies, tools and technologies from the industry

Requirements

• Track record of 'first-pass success' in ASIC development cycles
• Bachelor's degree in Computer Science, Computer Engineering, relevant technical field, or equivalent practical experience
• 10+ years of hands-on experience in SystemVerilog/UVM methodology and/or C/C++ based verification
• 10+ years experience in IP/sub-system and/or SoC level verification based on SystemVerilog UVM/OVM based methodologies
• Experience in one or more of the following areas along with functional verification - SV Assertions, Formal, Emulation
• Experience in EDA tools and scripting (Python, TCL, Perl, Shell) used to build tools and flows for verification environments
• Experience in architecting and implementing Design Verification infrastructure and executing the full verification cycle

Nice-to-haves

• Experience in development of UVM based verification environments from scratch
• Experience with Design verification of Data-center applications like Video, AI/ML and Networking designs
• Experience with revision control systems like Mercurial(Hg), Git or SVN
• Experience with verification of ARM/RISC-V based sub-systems or SoCs
• Experience with IP or integration verification of high-speed interfaces like PCIe, DDR, Ethernet
• Experience working across and building relationships with cross-functional design, model and emulation teams

Benefits

• Equal Employment Opportunity and Affirmative Action employer
• Commitment to providing reasonable accommodations for candidates with disabilities