ASIC RTL Design Engineer, Machine Learning Accelerators

$150,000 - $223,000/Yr

Google - Madison, WI

Full-time

Madison, WI

Web Search Portals, Libraries, Archives, and Other Information Services

About the position

Be part of a diverse team that pushes boundaries, developing custom silicon solutions that power the future of Google's direct-to-consumer products. You'll contribute to the innovation behind products loved by millions worldwide. Your expertise will shape the next generation of hardware experiences, delivering unparalleled performance, efficiency, and integration. Behind everything our users see online is the architecture built by the Technical Infrastructure team to keep it running. From developing and maintaining our data centers to building the next generation of Google platforms, we make Google's product portfolio possible. We're proud to be our engineers' engineers and love voiding warranties by taking things apart so we can rebuild them. We keep our networks up and running, ensuring our users have the best and fastest experience possible.

Responsibilities

• Take ownership of one or more modules, implement RTL, and define micro-architecture specifications.
• Converge functionality and Performance, Power, Area (PPA) of the design.
• Create simple test benches and debug complex logic simulations.
• Work closely with Software teams to ensure solutions.
• Contribute to design methodology, libraries, and code review.

Requirements

• Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, a related field, or equivalent practical experience.
• 5 years of industrial experience such as digital design using SystemVerilog RTL.
• Experience applying engineering best practices (e.g., code review, testing, refactoring).
• Experience applying computer architecture principles to solve open-ended problems.
• Experience in logic design, functional, and PPA closure.

Nice-to-haves

• Master's degree or PhD in Electrical Engineering, Computer Engineering, or a related field.
• 8 years of experience in ASIC design.
• Experience in one or more successful ASIC products from concept to silicon.
• Understanding in computer architecture/memory subsystem architecture.
• Understanding of computer networks.
• Knowledge of machine learning.

Benefits

• Bonus
• Equity
• Health insurance
• Retirement savings plan (401k)
• Paid time off (PTO)