Cisco - San Jose, CA

posted 4 months ago

Full-time - Mid Level
San Jose, CA
11-50 employees
Computer and Electronic Product Manufacturing

About the position

The Hardware Engineer position at Cisco's Next Generation Firewall Business Unit (NGFWBU) involves working within a dynamic team focused on the design and support of security firewalls and firewall appliances. The role emphasizes collaboration across various engineering disciplines to ensure high-quality product delivery and customer satisfaction. The engineer will lead hardware-sustaining initiatives, troubleshoot complex hardware issues, and manage engineering failure analysis processes, contributing to the overall security and reliability of Cisco's network solutions.

Responsibilities

  • Lead the hardware-sustaining engineering initiatives and provide continuous support across cross-functional teams.
  • Direct troubleshooting and root cause analysis of hardware issues, including electrical circuits, board signal integrity, power circuits, programmable components, and mechanical problems.
  • Manage Engineering Failure Analysis (EFA) processes and customer escalations, working with customer support, business escalation teams, and quality engineers.
  • Facilitate communication and problem-solving to identify root causes of customer issues, categorize failures, and implement corrective measures.
  • Lead the creation of circuit designs and generate detailed schematics for next generation platforms.
  • Execute design verification, reviews and validation testing, ensuring that products meet all design specifications and regulatory requirements.
  • Manage vendor relationships, ensuring timely delivery of high-quality components and adherence to product specifications.
  • Create and maintain comprehensive, clear, and concise technical documentation including hardware functional specifications and TOI (transfer of information) documents.

Requirements

  • Bachelors + 5 years of related experience, or Masters + 3 years of related experience, or PhD + 1 year of related experience.
  • Experience in electronic hardware design, including schematic design and prototype test.
  • Experience in diagnosis and resolution of hardware issues, performing root cause analysis, and implementing fixes.
  • Experience in setting up and utilizing test equipment, including oscilloscopes, logic analyzers, and Ethernet traffic generators or similar.

Nice-to-haves

  • Experience in the design of Intel or AMD server x86 CPU complexes, ARM and high-performance FPGA architectures.
  • Experience with high-speed interface bus design such as PCIe Gen 3/4/5, DDR4/5, High Speed Ethernet (XAUI, CAUI), XGMI, QPI and PHY interfaces (SFI, XFI and KR).
  • Proficiency in using design software such as Cadence Concept and Allegro.
  • Knowledgeable about signal integrity design considerations, including high speed interface challenges, power integrity, and printed circuit board material selection.
  • Knowledgeable about RTL design in Verilog and System-Verilog.
  • Exceptional communication abilities, with strong skills in both verbal and written interactions.

Benefits

  • Health insurance coverage including medical, dental, and vision.
  • 401(k) plan with Cisco matching contribution.
  • Short and long-term disability coverage.
  • Basic life insurance.
  • Paid time off (PTO) including up to 20 days per year and additional paid time for critical issues.
  • Twelve paid holidays per year, including a floating holiday and a day off for birthdays.
  • Paid time to volunteer and give back to the community.
  • Employee Stock Purchase Program allowing purchase of company stock.
© 2024 Teal Labs, Inc
Privacy PolicyTerms of Service