E-Solutions Group - San Jose, CA

posted 11 days ago

Full-time
San Jose, CA
Computing Infrastructure Providers, Data Processing, Web Hosting, and Related Services

About the position

The Physical Design Engineer / Architect role involves collaborating with various teams to define and drive the physical architecture during the design cycle of high-speed digital designs. The position requires hands-on experience with synthesis and place-and-route (PnR) using industry-standard tools, focusing on advanced process nodes, particularly in the context of complex digital designs.

Responsibilities

  • Work closely with the logic design team to define physical architecture.
  • Drive physical aspects during the design cycle.
  • Collaborate across teams including physical design, logic design, package, DFT, and test.
  • Perform hands-on synthesis and PnR using industry-standard tools for high-speed digital designs.
  • Conduct all aspects of sign-off including power, timing, physical verification checks, and design closure.

Requirements

  • Years of experience in Physical Design and timing closure.
  • Hands-on experience in synthesis, PnR, and STA using Cadence/Synopsys tools for complex digital designs in 7nm and below.
  • Experience with multiple large SoC tapeouts in advanced nodes.
  • Hands-on experience in chip-level physical design and STA closure.
  • Strong experience in SOC/ASIC/GPU/CPU design flows on taped out designs.
  • Expertise in timing closure at block/chip levels and ECO flows.
© 2024 Teal Labs, Inc
Privacy PolicyTerms of Service