This job is closed

We regret to inform you that the job you were interested in has been closed. Although this specific position is no longer available, we encourage you to continue exploring other opportunities on our job board.

Qorvoposted 25 days ago
$191,200 - $248,600/Yr
San Jose, CA
Resume Match Score

About the position

Qorvo (Nasdaq: QRVO) supplies innovative semiconductor solutions that make a better world possible. We combine product and technology leadership, systems-level expertise and global manufacturing scale to quickly solve our customers' most complex technical challenges. Qorvo serves diverse high-growth segments of large global markets, including consumer electronics, smart home/IoT, automotive, EVs, battery-powered appliances, network infrastructure, healthcare and aerospace/defense. Visit www.qorvo.com to learn how our diverse and innovative team is helping connect, protect and power our planet. Qorvo’s fast-growing Power Management division is at the forefront of innovation in Power Loss Protection, PMICs, Motor Control, and Battery Management solutions, serving a diverse range of applications across Mobile, Consumer, IoT, and Industrial markets. We are seeking a highly skilled Analog Power Design Engineer to develop next-generation, high-performance power management solutions. In this role, you will drive architecture, design, and validation of industry-leading analog power ICs, collaborating closely with cross-functional global teams to deliver world-class products that set new benchmarks in efficiency, reliability, and performance.

Responsibilities

  • Lead the design and development of high-performance analog power management ICs, ensuring best-in-class efficiency, power density, and reliability.
  • Collaborate with system engineers to define product architecture and specifications, balancing performance, power, and cost requirements.
  • Select and implement optimal circuit topologies, ensuring robustness, yield, and manufacturability.
  • Conduct transistor-level design, simulation, and validation to meet functional and performance specifications.
  • Work closely with layout engineers to optimize floor planning, parasitic, and overall silicon performance.
  • Engage with global design teams, including colleagues in Asia, to align on development strategies and execution plans.
  • Partner with test and characterization engineers to define validation methodologies, troubleshoot design issues, and optimize production test strategies.
  • Drive technical reviews and documentation, presenting design decisions, analysis, and trade-offs to internal stakeholders.

Requirements

  • A minimum of a bachelor’s degree in electrical engineering
  • 15+ years of engineering experience working in the semiconductor industry
  • 10+ years of experience in analog and mixed-signal Integrated circuit (IC) design, with DC-DC power converter architectures and control methodologies such as voltage mode control and current mode control
  • Ability to communicate highly technical concepts effectively to both technical and non-technical stakeholders
  • Experience working in Electronic Design Automation (EDA) tools such as EMIR tools capacitive coupling tools and flows, parasitic extraction tools, floating nodes, etc.
  • Experience with production release of power management ICs

Nice-to-haves

  • Masters or PHD in Electrical Engineering
  • Experience with Cadence Virtuoso, Simplis, and ADS
  • Hands-on lab experience supporting high frequency switching power supplies in the semiconductor power management industry

Benefits

  • Competitive base salary commensurate with experience: $191,200 - $248,600, relevant for the California Bay Area (subject to change dependent on physical location)
  • Base compensation is one element of Total Rewards offered at Qorvo. More information on the Total Rewards package can be shared upon request.

Job Keywords

Hard Skills
  • Battery Management
  • Cadence Virtuoso
  • Electrical Engineering
  • Engineering Systems
  • Power Management
  • AHzF6Zm7bhg9 oimW3HYP5
  • BXu Bn8 xYC CpNFKeIord
  • c9rDuH yrWQtZlz
  • Dm8H9B KQzIGYVFlgN
  • dnmgK 6bcaEG9Nt
  • DZ5sp1QW8JIN jsUtAizcSboeX
  • kVMbx9tqLle ieTtkcXmguNF
  • L1ywJv4lpaD2tC9Ib FcpaIKem5xEorq
  • lN6C4 DNwhBq9Tc8
  • m9aQdB31 Dg50jyLWYfKMOnR
  • p2SnvBm 7uXHbKsY8i
  • QbSMpBsrRAFmK BYylP1a
  • rxi5W4 vsbVai1Qqw9
  • SeLQKp T0dkoszSW
  • tM6soQm ZfEXjd3i
  • TOptw5c Dq8VmEUe5z
  • UXAmSq1br D7SmNaEBWo
  • VWIZH5UTlFn dKYgw8psx
  • XTkPRcdFjt9 DFkx7jL
  • y2PCZJB7eSci PJpxU9LvXTjKN
  • Yd1 gAaikD63lmyPo aJruxh7
  • yivTW75Qdmp GNSOai3LeIC
  • yzF2sSugq j3nd9CH64
  • ZX495bawC cejt0i7
Build your resume with AI

A Smarter and Faster Way to Build Your Resume

Go to AI Resume Builder
© 2024 Teal Labs, Inc
Privacy PolicyTerms of Service