Senior UVM Digital Verification Engineer

Draper LaboratoryCambridge, MA
356d

This job is no longer available

There are still lots of open positions. Let's find the one that's right for you.

About The Position

Draper's Digital Design Team is seeking a motivated and experienced Senior UVM Digital Verification Engineer to tackle novel verification challenges in FPGAs and ASICs. In this role, you will apply modern verification strategies to complex digital and mixed-signal designs in the areas of embedded security, cryptography, signal and image processing, navigation and communications.

© 2024 Teal Labs, Inc
Privacy PolicyTerms of Service