L3HHCM20posted 25 days ago
Full-time • Mid Level
Fort Wayne, IN

About the position

This self-motivated individual will participate on a team to develop FPGA Firmware in the Space & Airborne Systems (SAS) Segment of L3Harris. The SAS Segment provides critical mission solutions for space and airborne domains with defense, intelligence, and commercial applications. As an FPGA design engineer, you will be directly involved in one or more of the areas of design, integration, and test of advanced satellite communication links, digital telemetry, signal processing, and/or encryption technology.

Responsibilities

  • Support proposal efforts in the estimation and planning of end-to-end FPGA development.
  • Decompose and allocate system and box-level requirements to FPGA requirements and specifications.
  • Assist in architecting solutions against requirements and implement those solutions in various FPGA technologies or platforms.
  • Follow, enforce, and refine consistent firmware development processes across FPGA designs.
  • Synthesize designs to targeted technologies and perform constraint driven place and route and analysis.
  • Generate design review and deliverable documentation including review packages, block diagrams, interface control documents, and test plans/procedures.
  • Conduct design peer reviews at various phases in the development process.
  • Ensure FPGA simulations verify performance, then integrate and test the FPGA on the circuit card assembly.
  • Generate procedures to validate hardware, and perform hardware testing and debug.

Requirements

  • Bachelors of Science Degree in Electrical/Computer Engineering with 6 years' professional experience or a Graduate degree and a minimum of 4 years' relevant professional experience. In lieu of a degree, minimum of 10 years' of prior related experience.
  • Ability to obtain a Secret security clearance.
  • 5+ years experience using VHDL.
  • 3+ years experience with the FPGA design process and the tools used to generate FPGA designs.

Nice-to-haves

  • Active Top Secret security clearance is preferred, but not required.
  • Build FPGAs with difficult timing and/or difficult routing constraints.
  • Develop FPGA requirements and specifications.
  • High speed memory interfaces and/or high speed SERDES interfaces.
  • Analog to Digital (AD) and Digital to Analog (DA) interfaces.
  • Experience with vendor tool suites such as Xilinx, Microsemi, or Intel.
  • Familiarity with Questasim simulator and Synopsys Synplify/Synplify Pro synthesis.
  • Possess the ability to interface with Hardware, Software, and Systems Engineering.
  • Version control tools (subversion, git, etc.).
  • Self-motivated individual with the ability to work and communicate effectively within a development group.

Benefits

  • Relocation assistance is available to qualified applicants.

Job Keywords

Hard Skills
  • Firmware
  • SAS
  • Segment
  • Serde
  • Software Systems
  • 0rpGudHTJV BRNHhlwp
  • 4hXLxHgjeNWvF 6okWjrDEsYaMPcf
  • 8Mg3by itSpOQhm
  • blvViJLu lHXgsA8KWuk0
  • d2iXhMTrDn AL203qbQxCIZep
  • diQk1G4AmI6jYDrB
  • DIyEHURJ7qn ixpX n6DsrIexE fJgWKykqiN75
  • esWcb7xVf18F 0UsDNldq
  • KwjT8GI Hr3nR4v1
  • MWK90 ZUQHeAy
  • MzniER6Or HQSsd5WM
  • n3wu4 ajRx5ocu3
  • nywh8TEde3KOH4S6
  • qy0QkMd 5KiSgsdL
  • RnLoAGHQ hfyIMR1x
  • s1eIxEKUd L4lGzsDpa7fu
  • SVenHFIb IZYt6qg ol7HDjpSnih
  • WtnyL2beGk J0mZr9ITWgaUH5B
  • y6wbeUAC VIQFXUH
Build your resume with AI

A Smarter and Faster Way to Build Your Resume

Go to AI Resume Builder
© 2024 Teal Labs, Inc
Privacy PolicyTerms of Service