Palo Alto Networks - Santa Clara, CA

posted about 1 month ago

Full-time - Senior
Santa Clara, CA
Professional, Scientific, and Technical Services

About the position

Palo Alto Networks is seeking a highly skilled Sr. Failure Analysis Engineer to join the Hardware Quality Engineering team. This role involves collaborating with various teams to perform root cause failure analysis on returned customer products, directly impacting product quality and customer satisfaction by resolving escalated hardware issues.

Responsibilities

  • Lead the failure analysis process for returned products, identifying failure trends and escalating issues to the Hardware Quality Engineering team.
  • Resolve escalated RMA cases by determining the hardware root cause of failure, ensuring timely and effective resolution.
  • Track and report RMA failure trends by product and cause, providing actionable insights to the Technical Operations team.
  • Manage and prioritize in-progress RMAs requiring failure analysis to ensure efficient workflow.
  • Monitor corrective actions on processes and products to verify their effectiveness in improving product performance.
  • Maintain accurate data entry and tracking using SAP and Salesforce tools.

Requirements

  • Deep technical expertise in a manufacturing test environment, including PCBA, box build, and system-level assembly processes.
  • 10+ years of related experience in the computer networking industry.
  • Strong Linux system administration skills.
  • Exceptional written and verbal communication skills.
  • A highly collaborative and team-oriented approach to problem-solving.
  • Proficiency in programming languages and tools used in testing environments, including Linux OS, Tcl, Expect, Shell Script, Python, Network Switch, Terminal Server, and PDU.
  • Solid understanding of server/client and IP-based networking hardware architecture at both system and component levels.
  • Proven ability to debug hardware to the component level and isolate faults.
  • Familiarity with test engineering principles, JTAG, boundary scan, and 2-corner/4-corner testing.
  • Experience with Salesforce, JIRA, and SAP.
  • Ability to read schematics and view board files using Allegro Viewer and Cadence PCB Design tools.

Benefits

  • FLEXBenefits wellbeing spending account with over 1,000 eligible items selected by employees.
  • Mental and financial health resources.
  • Personalized learning opportunities.
© 2024 Teal Labs, Inc
Privacy PolicyTerms of Service