STA Engineer

$175,800 - $312,200/Yr

Apple - Cupertino, CA

posted 8 days ago

Full-time - Mid Level
Cupertino, CA
Computer and Electronic Product Manufacturing

About the position

As an ASIC Integration Engineer at Apple, you will play a crucial role in the design and integration of high-quality IP deliverables for System-on-Chip (SoC) products. This position involves collaborating with multiple teams to ensure timing closure and resolve complex timing issues throughout the project lifecycle. You will be responsible for developing methodologies and flows related to timing verification, as well as managing deliverables to meet project milestones.

Responsibilities

  • Own full chip and block level timing closure throughout the project cycle (RTL, synthesis, and physical implementation).
  • Develop and maintain methodologies and flows related to timing verification and closure.
  • Generate block and full chip timing constraints.
  • Collaborate with multi-functional teams to resolve complex timing issues for major building blocks of complex SoCs.
  • Work independently to manage deliverables and align with project milestones.

Requirements

  • Bachelor's Degree in a relevant field.
  • 10 years of experience in ASIC design and integration.
  • Deep knowledge of ASIC design timing closure flow and methodology.
  • Experience in ASIC timing constraints generation and timing closure.
  • Expertise in STA tools (Primetime) and flow.
  • Good knowledge of timing corners/modes, process variations, and signal integrity issues.
  • Hands-on experience in timing/SDC constraints generation and management.
  • Proficient in scripting languages (TCL and Perl).
  • Familiarity with synthesis, logic equivalence, DFT, and backend related methodologies and tools.
  • Strong background in constraint analysis and debug using industry-standard tools such as Synopsys GCA.

Nice-to-haves

  • Experience in reducing the number of timing signoff corners by merging different timing modes.
  • Detailed understanding and experience in timing closure of various test modes such as scan shift, scan capture, at-speed, and BIST testing.

Benefits

  • Comprehensive medical and dental coverage.
  • Retirement benefits.
  • Discounted products and free services.
  • Reimbursement for certain educational expenses, including tuition.
  • Discretionary bonuses or commission payments.
  • Relocation assistance.
© 2024 Teal Labs, Inc
Privacy PolicyTerms of Service