Cisco - San Jose, CA
posted 11 days ago
The Timing Constraint (SDC) Engineer role at Cisco's Common Hardware Group (CHG) focuses on developing and refining timing constraints for silicon, optics, and hardware platforms. This position requires strong analytical skills and a deep understanding of timing constraints, collaborating with ASIC teams to ensure seamless physical design closure and contribute to the development of next-generation networking chips.